

FIG. 1A






FIG. 1B





### FIG. 3

The block diagram illustrates the signal processing system 214. It begins with a signal input from a line interface 210, which passes through a high pass filter 212. The signal then enters a dashed box representing the system 214, where it is processed by a course PGA 16 and a fine PGA 14 in series. The output of the fine PGA 14 is sent to an A/D converter 216, which then feeds into an A/D FIFO 218. The output of the A/D FIFO 218 is connected to an automatic gain control 220. The automatic gain control 220 provides a 4-bit feedback signal to the course PGA 16 and a 5-bit feedback signal to the fine PGA 14. Additionally, the automatic gain control 220 receives a set point input 222.

**FIG. 4**

The circuit diagram, labeled FIG. 4, illustrates a differential signal processing system. It features two input channels. The first channel starts with an input signal 'IN' (401) entering a buffer (403). The output of this buffer passes through a resistor (R 405) and is connected to the 'IN' terminal of a switch (SW1, 409). The switch (SW1) also has a 'VC' terminal connected to a voltage source (VC1) and an 'OUT' terminal. The second channel is identical, with an input 'IN' (411) entering a buffer (413), followed by a resistor (R 407) connected to the 'IN' terminal of a switch (SW2, 411). The 'VC' terminal of SW2 is connected to a voltage source (VC2), and its 'OUT' terminal is connected to the 'IN' terminal of a second buffer (415). The outputs of the two switches (SW1 and SW2) are connected to a common node that passes through a resistor (R 417) and is connected to a voltage source (V1, 419) labeled 'VDC=VCM'. The other terminal of the voltage source is connected to ground (GND). The final output of the system is taken from the output of the second buffer (415), labeled 'OUT'.

5/28

FIG. 5






FIG. 6




6/28

FIG. 7




**FIG. 8**




8/28

**FIG. 9**  
 PRIOR ART




**FIG.10**  
 PRIOR ART






9/28

FIG. 11




10/28

FIG. 12



11/28

FIG. 13





13/28

FIG. 15





FIG. 16



14/28

FIG. 17




FIG. 18






FIG. 19



16/28


FIG. 20






17/28

FIG. 21  
 PRIOR ART




18/28

FIG. 22



19/28

**FIG. 23**



20/28

FIG. 24






FIG. 25



22/28

FIG. 26



23/28

FIG. 27







FIG. 28




24/28

FIG. 29





25/28



26/28

FIG. 31





FIG. 32





**FIG. 34**

CABLE LENGTH (m)	100 BASE- TX	GIGABIT, 100 OHM	GIGABIT, 85 OHM	GIGABIT, 115 OHM
0	3.691281	4.193192	4.193192	4.193192
20	3.806628	4.501316	4.362110	4.291369
40	3.877284	4.528136	4.457336	4.429949
60	3.894216	4.733644	4.695307	4.646305
80	4.055372	4.878569	4.847844	4.810019
100	4.225522	4.983545	4.991296	4.968900
120	4.357733	5.134131	5.194401	5.154263
140	4.556012	5.266919	5.380943	5.366309
160	4.764462	-	-	-

$$\begin{aligned} \text{TARGET } E\{|X|\} &= A/D \text{ CLIPPING LEVEL} \times (E\{|X|\}/\text{RMS})/(\text{PEAK}/\text{RMS}) \\ &= 127 \times 0.7979/5.2 = 20 \end{aligned}$$